

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address COMMISSIONER FOR PATENTS FO Box 1430 Alexandria, Virginia 22313-1450 www.tepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/630,460	07/30/2003	Darel Emmot	200205912-1	9164
28379 1790 000525998 HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION FORT COLLINS. CO 80527-2400			EXAMINER	
			DANG, KHANH	
			ART UNIT	PAPER NUMBER
			2111	
			NOTIFICATION DATE	DELIVERY MODE
			03/05/2008	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

JERRY.SHORMA@HP.COM mkraft@hp.com ipa.mail@hp.com

Application No. Applicant(s) 10/630 460 EMMOT ET AL. Office Action Summary Examiner Art Unit Khanh Dang 2111 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 28 November 2007. 2a) This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1-24 is/are pending in the application. 4a) Of the above claim(s) _____ is/are withdrawn from consideration. 5) Claim(s) _____ is/are allowed. 6) Claim(s) 1-24 is/are rejected. 7) Claim(s) _____ is/are objected to. 8) Claim(s) _____ are subject to restriction and/or election requirement. Application Papers 9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are; a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abevance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. Attachment(s)

1) Notice of References Cited (PTO-892)

Notice of Draftsperson's Patent Drawing Review (PTO-948)

Information Disclosure Statement(s) (FTO/S5/08)
 Paper No(s)/Mail Date _______.

Interview Summary (PTO-413)
 Paper No(s)/Mail Date.

6) Other:

5 Notice of Informal Patent Application

Art Unit: 2111

DETAILED ACTION

Claim Rejections - 35 USC § 112

Claims 20-24 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. The amendments to claim 20 (in the amendment filed 1/3/2007) constitute new matter. If Applicants disagree, Applicants are required to point to the original filed specification by citing page and line numbers for support.

Claims 1-24 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claims 1 and 11, the phrase "signal lines that comprise the system bus" is unclear. It is clear from the specification, and all conventional buses, it is the bus that comprises "signal lines," not the other way around.

In claim 20, the language "comprises a plurality of signal of signal lines that make up a system bus but not all of the signal lines that make up the system bus" is unclear and cannot be ascertained in view of the originally filed specification. Further, it is unclear what may be included in the "collectively, the conductive pins of the integrated circuit component ... signal lines of the system bus" (last paragraph).

Art Unit: 2111

Claims 20-24 are directed to an apparatus. However, the essential structural cooperative relationships between elements in the claims such as "first set of conductive pins," "second of conductive pins," "additional conductive pins," "portion of a system bus," "integrated circuit component," and "companion integrated circuit component" have been omitted, such omission amounting to a gap between the necessary structural connections. MPEP 2172.01.

MPEP 2172.01 requires that relationships between elements recited in claims must be specified. Specifically, MPEP requires interrelation and structural relationships between essential elements in the claims. The claimed elements, as defined in the originally filed specification and identified above, are essential elements to the claimed invention. Since they are essential elements as defined by the originally filed specification, their structural cooperative relationships must be provided in the claims. Further, it is also clear that the claimed elements as identified above, function simultaneously, are directly functionally related, directly intercooperate, and/or serve independent purposes, as evidenced from the originally filed specification. If Applicants do not agree with the Examiner that the claimed elements as defined by the specification and identified above, are not essential elements to the claimed invention. Applicants are required to state on the record that this is the case. Further, if Applicants disagree with the Examiner that the above identified elements, as defined by the originally filed specification, are essential elements to the claimed invention, and that the above identified elements are directly functionally related, directly inter-cooperate, and/or serve independent purposes, it is requested that Applicants provide evidences

Art Unit: 2111

showing that the identified elements are not essential elements to the claimed invention, do not function simultaneously, are not directly functionally related, do not directly inter-cooperate, and/or do not serve independent purposes; and state on the record that this is the case

Claim Objections

Claims 10 objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim, or amend the claim to place the claim in proper dependent form, or rewrite the claim in independent form.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1, 2, 4-13, and 15-24 are rejected under 35 U.S.C. 102(b) as being anticipated by Estakhri et al. (Estakhri, 6,172,906).


Art Unit: 2111

At the outset, it is noted that new limitations added to the claims by the amendment filed 2/2/2007 will be fully addressed under "Response to


Arguments."

As broadly drafted, these claims do not define any structure that differs from Estakhri.

With regard to claim 1, Estakhri discloses an integrated circuit component (Figs. 1 and 6a, shown below:)



Art Unit: 2111



comprising: logic (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises "logic"; see at least column 2, lines 28-37; column 6, lines 57-65) capable of being configured to interface with a first portion of a system bus (28/680; column 1, line 31 to column 2, line 3; column 7, line 1-9); and logic (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises the so-called "logic"; see at least column 2, lines 28-37; column 6, lines 57-65) capable of being configured to interface with a companion integrated circuit (18/670 or 20/672; column 1, line 31 to column 2, line 3; column 6, lines 57-65) and to receive information

Application/Control Number: 10/630,460
Art Unit: 2111

that is communicated from the companion integrated circuit, which information was communicated to the companion integrated circuit via a second portion of the system bus (38/684; column 1, line 31 to column 3, line 2; column 7, lines 1-9).

With regard to claim 2. Estakhri further discloses a link laver control logic in both the logic capable of being configured to interface with the first portion of the system bus and the logic capable of being configured to interface with the companion integrated circuit (it is clear that the controller (12/510; column 1, line 31 to column 2, line 3; column 6, lines 10-29) linking both logics to provide unified bus logic configured to consolidate information received from both logics interfaced with the first portion of the system bus (28/260; column 1, line 31 to column 2, line 3; column 7, line 1-9) and the companion integrated circuit 18/670 or 20/672), the link layer control logic (12/510; column 1, line 31 to column 2, line 3; column 6, lines 10-29) being configured to exchange link layer control information, such that both the logic capable of being configured to interface with the first portion of the system bus and the logic capable of being configured to interface with the companion integrated circuit (both logics interfaced with the first portion of the system bus (28/680; column 1, line 31 to column 2, line 3; column 7, line 1-9) and the companion integrated circuit 18/670 or 20/672; column 1, line 31 to column 2, line 3; column 6, lines 57-65) possess complete link layer control information for the data being communicated over the system bus (it is clear that the controller (12/510; column 1, line 31 to column 2, line 3; column 6, lines 10-29) provides unified bus logic configured to consolidate information received from both logics interfaced with the first portion of the system bus (28/680; column 1, line 31 to

Art Unit: 2111

column 2, line 3; column 7, line 1-9) and the companion integrated circuit 18/670 or 20/672; column 1, line 31 to column 2, line 3; column 6, lines 57-65).

With regard to claim 4, it is clear that the controller (12/510) provides unified bus logic configured to consolidate information received from both logics interfaced with the first portion of the system bus 28/260 and the companion integrated circuit 18/670 or 20/672).

With regard to claim 5, it is clear that the controller (12/510) or the so-called "functional logic" performs at least one logic operation for the integrated circuit component.

With regard to claim 6, it is clear that the system bus comprising two split buses 28/260 and 38/684 is a point-to-point serial communication bus.

With regard to claim 7, it is clear that the memory controller (12/510) or the socalled "functional logic" performs the logic operation of a memory controller.

With regard to claim 8, it is clear that the memory controller (12/510) comprises logic capable of configuring the integrated circuit component (18/670) for operation with a companion integrated circuit component (20/672).

With regard to claim 9, it is clear that memory controller (12/510) comprises logic capable of configuring either the integrated circuit component (18/670) or (20/672) for operation in a stand-alone configuration.

With regard to claim 10, it is clear that the first portion of the system bus is substantially one-half of the system bus and the second portion of the system bus is a remainder of the system bus (see at least column 7, lines 4-9).

Art Unit: 2111

With regard to claim 11, Estakhri discloses a system comprising: a plurality of companion integrated circuit components (18/670, 20/672) that collectively implement a logic function embodied in a single, conventional integrated circuit component (shown generally at Fig. 1, 6(a, b), each companion integrated circuit component (one of 18/670, 20/672) comprising: a first logic interface for communicating with a remote component via a portion of a system bus (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises the so-called "first logic interface" for communicating with a remote component via a portion of a system bus 28/260); a second logic interface for communication with companion logic interfaces of the remaining of the plurality of the integrated circuit components over a separate bus (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises the so-called "second logic interface" capable of being configured to interface with a companion logic interfaces of the remaining of the plurality of integrated circuit (the other of 18/670 or 20/672) and to receive information that is communicated from the companion integrated circuit, which information was communicated to the companion integrated circuit via a second portion of the system bus (38/684); and logic (memory controller (12/510) for controlling the selective communication of information received from the first logic interface (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises the so-called "first logic interface" for

Art Unit: 2111

communicating with a remote component via a portion of a system bus 28/260) via the portion of the system bus through the second logic interface to the companion integrated circuit (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises the so-called "second logic interface" capable of being configured to interface with a companion logic interfaces of the remaining of the plurality of integrated circuit (the other of 18/670 or 20/672) and to receive information that is communicated from the companion integrated circuit, which information was communicated to the companion integrated circuit via a second portion of the system bus (38/684).

With regard to claim 12, as discussed in claim 11, the logic for controlling the selective communication of information received from the first logic interface through the second logic interface further includes first split bus logic configured to interface with the first logic interface, and second split bus logic configured to interface with the second logic interface (the system bus of Estakhri comprises a first split bus and a second split bus ;see at least column 7, lines 4-9).

With regard to claim 13, the link layer control logic in both first split bus logic and the second split bus logic (it is clear that the controller (12/510) provides unified bus logic configured to consolidate information received from both bus logics), the link layer control logic being configured to exchange link layer control information, such that both the first split bus logic and the second split bus logic possess complete link layer control information for the data being communicated over the system bus (it is clear that the

Page 11

Application/Control Number: 10/630,460

Art Unit: 2111

controller (12/510) provides unified bus logic configured to consolidate information received from both bus logics).

With regard to claims 15-19, see discussion above, since the subject matter presented in claims 15-19 has already been addressed above).

With regard to claim 20. Estakhri discloses an integrated circuit component comprising: a first set of conductive pins for channeling communications with a remote component via a portion of a system bus (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises the so-called "first logic interface" for communicating with a remote component via a portion of a system bus 28/260; note also that it is inherent that pins must be provided for connections between discrete chips or ICs); a second set of conductive pins for channeling communications with a companion integrated circuit component (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises the so-called "second logic interface" capable of being configured to interface with a companion logic interfaces of the remaining of the plurality of integrated circuit (the other of 18/670 or 20/672) and to receive information that is communicated from the companion integrated circuit, which information was communicated to the companion integrated circuit via a second portion of the system bus (38/684); note also that it is inherent that pins must be provided for connections between discrete chips or ICs); additional conductive pins for carrying additional control and communication signals (it is clear that additional pins in addition to the conductive

Art Unit: 2111

pins discussed above must be used in the IC of Estakhri); wherein the number of total conductive pins of the integrated circuit component is fewer than the number of conductive pins of a corresponding conventional integrated circuit component (as best the examiner can ascertain, the number of total conductive pins of the integrated circuit component of Estakhri is fewer than the number of conductive pins of a corresponding conventional integrated circuit component, since split bus system is used for each IC component).

With regard to claims 21-23, see discussion above, since the subject matter presented in claims 21-23 has already been addressed above.

With regard to claim 24, it is clear that "conductive pins" must also be provided so that different ICS (as identified above) can be connected to one another.

Response to Arguments

Applicants' arguments filed 11/28/2007 have been fully considered but they are not persuasive.

At the outset, Applicants are reminded that claims subject to examination will be given their broadest reasonable interpretation consistent with the specification. *In re Morris, 127 F.3d 1048, 1054-55 (Fed. Cir. 1997).* As a matter of fact, the "examiner has the duty of police claim language by giving it the broadest reasonable interpretation." *Springs Window Fashions LP v. Novo Industries, L.P., 65* USPQ2d 1862, 1830, (Fed. Cir. 2003). Applicants are also reminded that claimed subject matter not the specification, is the measure of the invention. Disclosure contained in the specification

Art Unit: 2111

cannot be read into the claims for the purpose of avoiding the prior art. *In re Sporck*, 55 CCPA 743, 386 F.2d, 155 USPQ 687 (1986).

With this in mind, the discussion will focus on how the terms and relationships thereof in the claims are met by the references. Response to any limitations that are not in the claims or any arguments that are irrelevant and/or do not relate to any specific claim language will not be warranted.

The 112 Rejection (First Paragraph):

Applicants' amendment to claims 1 and 11 cancelling the new matter overcome the new matter rejection. However, with regard to claim 20, it is noted that Applicants still have not pointed to the specification by citing page and line numbers, and to the drawings for support of new matter presented in claim 20.

The 112 Rejection (Second Paragraph):

Applicants argued that "[t]he Office Action also stated that the language "collectively, the conductive pins of the integrated circuit component ..." is unclear. Applicants have amended this claim element to address and overcome the rejection. By way of further explanation, as will be appreciate by persons skilled in the art, an integrated circuit has conductive pins that couples the semiconductor device to electrical signal lines. Relevantly, a system bus is comprised of a plurality of related signals (e.g., signal lines of a data bus). The claim language specifies that the conductive pins that are on an integrated circuit cannot accommodate all of the signal

Art Unit: 2111

lines of the system bus. For example, supposed a system bus included 64 signal lines, the integrated circuit may comprise pins for only directly connecting to 32 of the system bus signal lines. In short, Applicant submits that the claim is fully compliant with all statutory requirements."

In response to Applicants' argument, it is not an issue whether the language of the claim "will be appreciate by persons skilled in the art." The issue here is whether the claim language particularly points out and distinctly claims the subject matter which applicants regard as the invention. It is still the Examiner's position that it is unclear what may be "the conductive pins" with regard to Figs. 2, 3, and 5; and the "signal lines." Further, it is also unclear what may be the relationships between them. It is important to note that claim 20 is also rejected under 35 USC 112, 1st paragraph (new matter).

With regard to the rejection of claims 1-24 in view of MPEP 2172.01, Applicants argued that "[o]n page 13 of the previous Office Action, the Examiner stated: 'the word(s) - connected—or-operatively connected—may be used to provide essential structural cooperative relationships between structural elements recited in the claims." Applicant has accepted this suggestion by the Examiner and has amended independent claims 1 and 11 accordingly. Accordingly, these rejections of independent claims 1 and 11 have been rendered moot. Applicant does not believe that this language is necessary or appropriate for independent claim 20. In view of the foregoing, Applicants respectfully submit that all claims, as amended, fully comply with the requirements of 35

Art Unit: 2111

U.S.C. § 112, second paragraph, and Applicants respectfully request that the rejections thereof be reconsidered and withdrawn."

In response to Applicants' argument with regard to claim 20, the claimed elements, as defined in the originally filed specification and identified above, are essential elements to the claimed invention. Since they are essential elements as defined by the originally filed specification, their structural cooperative relationships must be provided in the claims. Further, it is clear that the claimed elements as identified above, function simultaneously, are directly functionally related, directly intercooperate, and/or serve independent purposes, as evidenced from the originally filed specification. If Applicants disagree with the Examiner that the above identified elements, as defined by the originally filed specification, are essential elements to the claimed invention, and that the above identified elements are directly functionally related, directly inter-cooperate, and/or serve independent purposes, it is requested that Applicants provide evidences showing that the identified elements are not essential elements to the claimed invention, do not function simultaneously, are not directly functionally related, do not directly inter-cooperate, and/or do not serve independent purposes; and state on the record that this is the case.

The 102 Rejection:

With regard to claim 1, Applicants argue that "claim 1 is directed to "an integrated circuit component" (i.e., a single component) that includes two separate logic blocks. A first logic block is capable of being configured to interface with a first portion of a

Art Unit: 2111

system bus. Likewise, the second logic block is capable of being configured to interface with a companion integrated circuit and to receive information that is communicated from the companion integrated circuit, which information was communicated to the companion integrated circuit via a second portion of the system bus. Simply stated, these features are not disclosed in the '906 patent."

Contrary to Applicants' argument, Estakhri discloses an integrated circuit component (Figs. 1 and 6a) comprising: logic (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises "logic": see at least column 2. lines 28-37; column 6, lines 57-65) capable of being configured to interface with a first portion of a system bus (28/680; column 1, line 31 to column 2, line 3; column 7, line 1-9); and logic (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises the so-called "logic"; see at least column 2, lines 28-37; column 6, lines 57-65) capable of being configured to interface with a companion integrated circuit (18/670 or 20/672; column 1, line 31 to column 2, line 3; column 6, lines 57-65) and to receive information that is communicated from the companion integrated circuit, which information was communicated to the companion integrated circuit via a second portion of the system bus (38/684; column 1, line 31 to column 3, line 2; column 7, lines 1-9). Further, it is clear from at least Fig. 6a of Estakhri that the first companion integrated circuit (18/670) and the second companion integrated circuit (20/672) each is disposed in a single integrated circuit chip.

Art Unit: 2111

Applicants also argue that "[t]he teachings applied by the Office Action from the '906 patent (disclosing two memory chips 670 and 672 of a memory bank 506) are simply inapplicable to the embodiments defined by claim 1. In this regard, the two memory chips 670 and 672 of the '906 patent are separate integrated circuits, and not a single integrated circuit as required by claim 1" (emphasis in the original).

Contrary to Applicants' argument, it is clear from at least Fig. 6a of Estakhri that the first companion integrated circuit (18/670) and the second companion integrated circuit (20/672) each is disposed in a single integrated circuit chip. Note that the word "single" is not even found in claims 1, 11, and 20.

Applicants also argued that "[e]ven accepting the interpretation of the '906 patent (as applied by the Office Action), the disclosure still fails to teach the claimed features. In this regard, assuming the sections 680 and 682 of the data bus comprises the claimed first and second plurality of signal lines, the memory chips 670 and 672 do not fulfill or provide the requisite features of claim 1. In this regard, claim 1 defines "logic capable of being configured to interface with a companion integrated circuit and to receive information that is communicated from the companion integrated circuit, which information was communicated to the companion integrated circuit via a second portion of the system bus, wherein the second portion of the signal bus comprises a remaining portion of the system bus not included in the first portion, wherein the logic capable of being configured to interface with the first portion of the system bus is operatively connected with the logic capable of being configured to interface with the companion integrated circuit." No such comparable teaching or feature is disclosed in the '906

Art Unit: 2111

patent. Simply stated, there is no teaching in the '906 patent of a single integrated circuit having logic for interfacing with a first portion of a system bus (the first portion being less than all of the system bus) and second logic for interfacing with a companion integrated circuit to receive information communicated over a second portion of the system bus"

Contrary to Applicants' argument, as already discussed above, Estakhri discloses an integrated circuit component (Figs. 1 and 6a) comprising; logic (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises "logic": see at least column 2, lines 28-37; column 6, lines 57-65) capable of being configured to interface with a first portion of a system bus (28/680; column 1, line 31 to column 2. line 3; column 7, line 1-9); and logic (since 506 is an digital IC and due to the fact that the register must latch to the bus to receive address/data signals, it is clear that the I/O register 22/32 or 671/673 comprises the so-called "logic"; see at least column 2, lines 28-37; column 6, lines 57-65) capable of being configured to interface with a companion integrated circuit (18/670 or 20/672; column 1, line 31 to column 2, line 3; column 6, lines 57-65) and to receive information that is communicated from the companion integrated circuit, which information was communicated to the companion integrated circuit via a second portion of the system bus (38/684; column 1, line 31 to column 3, line 2; column 7, lines 1-9). Further, it is clear from at least Fig. 6a of Estakhri that the first companion integrated circuit (18/670) and the second companion integrated circuit (20/672) each is disposed in a single integrated circuit chip. Estakhri

Art Unit: 2111

further discloses the use of a first portion of a system bus wherein the first portion is less than all of the system bus. Column 7, lines 1-9 of Estakhri is reproduced below for ease of reference and convenience:

Memory bus 512 includes a flash bus 675 connected to a port 676 of memory I/O unit 652 for transmitting address, data, and command signals between flash memory chips 670, 672 and the memory I/O unit 652. Flash bus 675 includes 16 bit lines, 8 bit lines of which form a first bus 680 connected to a port 682 of I/O register 671 of the first flash memory chip, and another 8 bit lines of which form a second bus 684 connected to a port 686 of I/O register 673 of the second flash memory chip.

With regard to claim 11, Applicants argued that "[I]like the rejection of claim 1, the Office Action cites memory chips 670 and 672 as comprising the claimed "integrated circuit." It then cites register 671 as comprising the claimed first logic interface. Then, the Office Action cites the same register 671 as comprising the claimed second logic interface. This rejection simply makes no sense, in the context of the claimed embodiments."

Contrary to Applicants' argument, the word "logic" as claimed simply refers to an operational sequence. Different logics can always be programmed into a hardware to provide different operational functions to the hardware. Specifically, Applicants are claiming different logic interfaces, namely "first logic interface" and "second logic interface", provided by an IC component. Applicants are NOT claiming two different and separate structural devices or circuits residing inside an IC component. It is clear that any conventional IC component can provide different logics, not necessarily implemented by hardware, but also by software, to enable the IC component to communication with other ICs or circuitries. In the instant case, it is clear that the I/O

Art Unit: 2111

register provides logics for the memory chip 670, for example, to enable the memory chip to communicate with the bus or with another memory chip (672, for example). By definition, reading an I/O register involves accessing to its memory. In Estakhri, it is clear that one of the registers 671 and 673 comprises a plurality of logics programmed into the registers.

With regard to claim 20, Applicants argued that "[I]n addition to the rejections copied from claim 1, the Office Action further concluded that 'it is inherent that pins must be provided for connections between discrete chips or ICs.' Finally, the Office Action alleged that 'the number of total conductive pins of the integrated circuit component of Estakhri is fewer than the number of conductive pins of a corresponding conventional integrated circuit component, since split bus system is used for each IC component.' In essence, the rejection of claim 20 appears to take the position that the recited features are inherent in the structure recited in claims 1 or 11, and then relies on the rejections of those claims. In response, Applicants repeat and reallege the responsive remarks (above) with respect to the inapplicability of the '906 patent to claims 1 and 11. For the same reasons, the rejection of claim 20 should be withdrawn."

In response to Applicants' argument with respect to "the inapplicability of the '906 patent to claims 1 and 11," Applicants' attention is directed to the rejection and discussion set forth above with respect to claims 1 and 11. Further, it is still the Examiner's position that the number of total conductive pins of the integrated circuit component of Estakhri is fewer than the number of conductive pins of a corresponding conventional integrated circuit component, since split bus system is used for each IC

Art Unit: 2111

component of Estakhri. As conductive pins must be provided for signal lines of a system bus, a portion of the system bus would require less signal lines and thus, fewer conductive pins. Note that claim 20 is also rejected under 35 USC 112, 1st paragraph.

Double Patenting

The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., In re Berg, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); In re Goodman, 11 F.3d 1046, 29 USPC2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPC 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPC 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and In re Thorington, 418 F.2d 528, 163 USPC 944 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3,73(b).

Claims 1, 5-10, 11, 12, 16-24 are rejected on the ground of nonstatutory obviousness-type double patenting as being unpatentable over claims 6 and 8 of U.S. Patent No. 7,343,440 (US Application No. 10/630,620). Although the conflicting claims are not identical, they are not patentably distinct from each other because the subject matter represented in claims 1, 5-10, 11, 12, 16-24 is obvious to that claimed in claims 6 and 8 of US Patent No. 7,343,440. An obviousness-type double patenting rejection is

Art Unit: 2111

appropriate where the conflicting claims are not identical, but the examined application claims are not patentably distinct from the reference claims because the examined claims are either anticipated by, or would have been obvious over the reference claims.

Duty of Disclosure:

Applicants argued that "[w]ith regard to the 'duty of disclosure' issue raised by the Examiner, Applicants fully addressed this issue in Applicants' previous response. In the present Office Action, the Examiner states: 'it is still this Examiner's position that Application No. 10/630,260 and this application (10/630,460) are not only related but also directed to the same subject matter.' Applicant disagrees, particularly in view of the current state of the claims in each of these applications. With all due respect to the Examiner, it was the undersigned who initially interviewed these applications with the inventors, it was the undersigned who drafted these applications, and it is the undersigned who has the best understanding of the relevant subject matter of these applications, and the focus of their respective claims."

In response to Applicants' remark that "it was the undersigned who initially interviewed these applications with the inventors, it was the undersigned who drafted these applications, and it is the undersigned who has the best understanding of the relevant subject matter of these applications, and the focus of their respective claims," it is irrelevant who has the best understanding of the relevant subject matter of these applications, and the focus of their respective claims. What is relevant here is whether Applicants have filed multiple related applications without providing any information to

Art Unit: 2111

this Office that these applications are closely related. What is important here is whether Applicants have violated the requirement set forth by this Office, which clearly state that "no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct."

Since Applicants stated that "Applicants fully addressed this issue in Applicants' previous response," the Examiner, with reference to the 9/28/2007 Final Office Action, reiterates his position that that Application No. 10/630,260 and this application (10/630,460) are not only related but also directed to the same subject matter.

With regard to Application No. 10/630,260, the first non-final Office Action was issued on 5/2005; and Applicants subsequently filed an Appeal Brief on 3/2006. A decision from the Board of Appeal has been rendered in favor of the Examiner. With regard to Application No. 10/630,460, the Examiner was not alerted of the presence of this application until 5/2006. Initially, both Application Nos. 10/630,260 and 10/630,460 were intentionally filed on the same date (7/31/2003). Therefore, it is still the Examiner's position that throughout prosecution of this application (10/630,460) and of another pending Application (10/630,260) before this Examiner, Applicants, in both applications, fail to timely provide this Office with all information known to be material to each application. Specifically, Applicants have filed multiple related applications without providing any information to this Office that these applications are closely related. Applicants are also reminded that "no patent will be granted on an application in

Application/Control Number: 10/630,460 Page 24

Art Unit: 2111

connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct."

Allowable Subject Matter

Claims 3 and 14 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, 2nd paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

Contact Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khanh Dang whose telephone number is 571-272-3626.

The examiner can normally be reached on Monday-Friday from 9:AM to 5:PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart, can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

Application/Control Number: 10/630,460 Page 25

Art Unit: 2111

you have questions on access to the Private PAIR system, contact the Electronic $\,$

Business Center (EBC) at 866-217-9197 (toll-free).

/Khanh Dang/

Primary Examiner, Art Unit 2111